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Abstract
Nowadays, wireless communication systems are the most growing ﬁeld in telecommunica-
tions industry. New standards have been introduced and the number of frequency bands
that need to be supported increase enormously. The receiving end of any communication
system has a key component which is the Low Noise Ampliﬁer (LNA). LNA is placed as
the ﬁrst block in the receiver. The design of LNAs is one of the most challenging aspects
in radio frequency (RF) systems. The most important parameters to measure the per-
formance of LNA are gain and noise ﬁgure while stability, linearity, and return loss are
examples of others. Nowadays, the limitations on power consumption and area are two
major bottlenecks in LNA design because of the increased number of supported bands
that increases the number of LNAs, matching networks and duplexers in the solution.
Furthermore, as the demand of diversity and carrier aggregation increase, the number
of LNAs increases further. For instance, a receiver solution that supports 2G, 3G and
4G standards with diversity for multiple bands may easily have more than 15 LNAs.
This increase in the number of LNA in a single receiver requires a decrease in the power
and area consumption of each LNA. In this thesis, we have studied the ways to decrease
those two parameters while still complying with the state-of-art common source based
LNA speciﬁcations. Two designs have been introduced, one of them is the widely used
common source LNA with inductive load and degeneration. The other one is our new
approach common gate LNA without any load inductors and it does not need a matching
network as well. This thesis is divided into two main parts. The ﬁrst part presents some
design aspects and a comparative study for the implemented LNAs. The second part of
this thesis presents two LNAs design, one of them is CS based LNA with load and source
inductors which is often preferred and used in the wireless communication chips that is
available in the market. This LNA operates at frequency 1.9 GHz and achieves 27 dB
gain and noise ﬁgure less than 2.4 dB. The second design is a new approach to reduce
the area and power consumption while still getting a good performance compared with
the ﬁst design. It operates at 2.4 GHz and achieves more than 22 dB gain and less than
2.3 dB noise ﬁgure. Both designs are implemented in UMC 65nm CMOS technology.
Yeni Nesil Kablosuz çin Yüksek Performansl LNA Tasarm
Amr Abdelhamid
Öz
Günümüzde, telsiz ileti³im sistemleri telekomünikasyon endüstrisinde en hzl büyüyen
alandr. Bu alana yeni standartlar getirildi ve desteklenmesi gereken frekans bantlarnn
says hzl bir ³ekilde artt. leti³im sistemlerinin alc taraf bir anahtar bile³ene sahip-
tir; alçak gürültülü kuvvetlendirici (LNA). LNA birinci blok olarak alcda yerle³tirilir.
Radyo frekans sistemlerinde LNA'larn tasarm en zorlayc durumlardan biridir. Karar-
llk, do§rusallk ve geri dönü³ kayb di§erlerine örnekken LNA'nn performansn ölçen en
önemli de§i³kenler verim ve gürültü faktörüdür. Günümüzde sorunun çözümünde alc-
vericilerin, uyumlama devresinin ve LNA'larn saysn arttran desteklenmi³ bantlarn
saysn arttrd§ndan güç tüketiminin ve alann kstlanmas LNA tasarmnda iki ana
engeldir. Çe³itlilik ve ta³yc toplama talebi arttkça, LNA'lerin says daha da artacak-
tr. Örne§in; birden fazla bant için çe³itlilikle 2G, 3G ve 4G standartlarn destekleyen bir
alc çözümü 15 LNA'dan fazlasna sahiptir. Tek bir alcdaki LNA saysndaki bu art³
her bir LNA için güç ve alan tüketiminde bir dü³ü³ü gerektirir. Bu tezde, en geli³mi³
ortka kaynak tabanl LNA tanmlamalarna uyumlu kalarak, yukarda bahsedilen iki
de§i³keni azaltan yollar çal³ld. ki tasarm tantld. Bir tanesi endüktif yük ve de-
jenerasyon ile kullanlan ortak kaynak LNA'dr. Di§eri ise yük endüktiﬁ olmayan or-
tak geçit LNA'dr ve ilave olarak uyumlama devresine ihtiyaç yoktur. Bu tez iki ana
ksma ayrlm³tr. Birinci ksmda baz tasarm durumlar ve uygulanm³ LNA'larn
kar³la³trma çal³mas anlatld. Tezin ikinci ksmnda ise iki tane LNA tasarm an-
latld. Bir tanesi piyasada mevcut olan kablosuz ileti³im çiplerinde daha çok tercih
edilen endüktif yük ve dejenerasyonlu ortak kaynak tabanl LNA'dr. Bu LNA 1.9 GHz
frekansta çal³r ve 27 dB verime ula³r ve 2.4 dB'ten daha az gürültü faktörü vardr.
kinci tasarmda ise birincise kyasla daha iyi bir performans elde ederken alan ve güç
tüketimi azaltan yeni bir yöntemdir. Bu tasarm, 2.4 GHz'de çal³r ve 22 dB'den fazla
verim verir ve 2.3 dB gürültü faktörüne sahiptir. ki tasarm da UMC 65nm CMOS
teknolojisinde uygulanm³tr.
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Chapter 1
Introduction
1.1 Motivation
Low Noise Ampliﬁer is the ﬁrst stage in a receiver after the antenna. The noise ﬁgure of
this block dominates the noise ﬁgure of the entire receiver according to Friis's equation
given in [1]. Because of this, maximizing the gain while, at the same time, minimizing the
noise ﬁgure is the most important design approach in LNA implementations. Other than
having a high gain and low noise ﬁgure, there are other performance metrics that are
important. Impedance matching between the antenna and the LNA input, linearity, and
stability are examples of those metrics. To have a maximum power transfer, LNA requires
a good impedance match to the antenna. As the number of wireless communication
standards increases, the number of frequency bands that needs to be supported increases
continuously. Because of this, the need for a multi-standard transceiver has been arising
which means a drastically increase in the number of RF modules.
Furthermore, the possibility of carrier aggregation not only increases the number of RF
modules, but also the number of receiver chains. For instance, a receiver that supports
2G, 3G, and 4G standards with diversity for multiple bands may easily have more than 15
LNAs. Because all of this, RF designers need to come up with other LNA conﬁgurations
than CS LNA with inductive load and degeneration. CS based LNA is widely used in
transceiver [2], [3], [4], and [5]. It is important to note that as the number of LNA
increases, with the current CS based LNAs, the number of external components for
matching will increase drastically, which will also increase the cost and volume of the
solution due to the increase of PCB area. Furthermore, it is not viable to get a wide-band
matching through a CS design, which may be a major issue for the yield of the solution
as the on-board components may have a variation of %10 or more easily.
1
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Another design aspect designers should take care of is non-linearity as it can cause prob-
lems such as gain compression, blocking and intermodulation. One common way to
quantify non-linearity is input-referred third-order intercept point (IIP3), normally ex-
pressed in dBm and is desired to be as high as possible. Power consumption is another
design speciﬁcation that needs to be closely inspected. Considering only the noise per-
formance and linearity can lead to a biasing solution that makes the power consumption
simply too big to be practically realized. Increased incorporation of RF systems into
hand-held device makes it necessary to minimize power consumption in order to max-
imize battery life. Inductors oﬀ- and on-chip are used as a solution to resonate at the
desired frequency to obtain real valued impedances. Because of this resonance, the band-
width for this type of LNA is low. Inductors use a lot of area on chip and all the matching
components oﬀ chip use valuable PCB area. To make matters even worse inductors on
chip require expensive manufacturing steps to get a high Q.
1.2 Thesis Objective
The objective of this thesis is to develop a prospective LNA design which diﬀers from
the state-of-art common source based LNA to reduce the power consumption and the
area of the chip and PCB as well, while at the same time still having an acceptable
performance. To accomplish this task, a comparative study of the most recent LNAs
is presented and a detailed analysis of the eﬀective parameters is discussed. After this
detailed study, two designs are presented. One of them is the commonly used CS based
LNA with parallel RLC load at the output and inductive degeneration at source that
operates at 1.9 GHz. This design achieves gain higher than 27 dB and a noise ﬁgure
lower than 2.4 dB. The other one is a new approach that does not need an inductive
load neither matching network which means a great reduction in area of the chip and
the PCB as well. This LNA operates at 2.4 GHz and achieves a gain higher than 22 dB
and a noise ﬁgure lower than 2.3 dB. However, the performance of this LNA is less than
the CS LNA. The performance is still acceptable.
1.3 Thesis Organization
The remainder of the thesis is organized as follows: Chapter 2 reviews the fundamentals of
the LNA design such as noise ﬁgure, impedance matching, and linearity. A comparative
study of the previously designed LNA stating the pros and cons of each design is presented
in this chapter. Chapter 3 presents the design methodology of the two prospective LNAs
explaining the tradeoﬀs and ﬁgure of merits that have been considered through the design
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and the simulation results. Chapter 4 concludes the work in this thesis and the future
work.
Chapter 2
State of Art
2.1 Performance Metrices
In this chapter, a general overview on some key parameters in LNA design will be pre-
sented along with a comparative study of some state-of-art LNA design and investigation
about the pros and cons of each of them.
2.1.1 Noise
Noise is an undesired phenomena that lowers the quality of the signal that is processed
by the ampliﬁer. The signal quality in an ampliﬁer is measured by Signal-to-Noise Ratio
(SNR), which is deﬁned as the ratio between the signal and the noise powers [1]. There
are three main noise sources induced from electronics components: Thermal noise, shot
noise, and ﬂicker noise. Thermal noise also known as Johnson noise since it was ﬁrst
observed by J. B. Johnson [Johnson, 1928]. It presents in any passive resistor (including
semiconductor) above absolute temperature. This noise is caused by a random motion of
charge carriers in a conductor and is independent of bias. As it will be demonstrated in
the following sub-sections, thermal noise is the main noise contributor in an LNA design
that is implemented in a digital CMOS process. Shot noise occurs in pn-junctions and
depends on dc bias current. It can be modelled as a white noise source. It is one of the
major noise contributors in LNA design that uses a Bipolar Junction Transistor (BJT)
as the voltage to current conveyor. Since this thesis is mainly focuses on the LNA design
in a digital CMOS process, we will not provide any detailed analysis on the eﬀect of
shot noise in LNA noise performance. Flicker noise also called 1/f noise arises due to
the traps in the semiconductor and occurs only when a dc current is ﬂowing. It has an
eﬀect in both bipolar and MOSFET transistors and it dominates the thermal noise for
4
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lower frequencies and can be neglected for higher frequencies. As shown in ﬁgure 2.1,
the frequency that 1/f noise value crosses the thermal noise ﬂoor is called 1/f corner
frequency [6]. The corner frequency is in the range of hundreds of megahertz in MOS
technology nowadays. Since the LNAs, are mainly operates at higher frequencies than
the 1/f corner frequencies of many processes, its contribution is negligible in LNA noise
performance under linear operation. However, due to the limited linearity of an LNA and
high-level blocker signals, the 1/f noise of certain elements in an LNA design, especially
bias elements, can be up converted to the frequency of interest and adds to the overall
noise power of the design. The following is a brief review about the main noise sources
in various design elements that are used in a LNA design.
Figure 2.1: Flicker noise corner frequency [1].
2.1.1.1 Resistors
The thermal noise is the major noise source in a resistor. It can be modeled as a voltage
source with a PSD density of, V 2n
(
f
)
,in series with noiseless resistor as shown in ﬁgure
2.2, where V 2n
(
f
)
is given by
V 2n
(
f
)
= 4kTR (2.1)
where k is the boltzmann's constant
(
1.38×10−23JK−1), T is the temperature in Kelvins,
and R is the resistance value. It appears to have the same value for all frequencies, white
noise [6]. The noise can also be modeled as a current source, I2n
(
f
)
, in shunt with noise-
less resistor and with a PSD value of
I2n
(
f
)
=
4kT
R
(2.2)
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Figure 2.2: Noise model of a resistor.
2.1.1.2 MOSFETs
Thermal and ﬂicker noise are the dominant noise sources for active MOSFET transistors.
The ﬂicker noise can modeled either as a voltage source in series with the gate or as a
current source between source and drain.
V 2g
(
f
)
=
K
WLCoxf
(2.3)
I2d
(
f
)
=
Kg2m
WLCoxf
(2.4)
where K is a device speciﬁc constant. The variables W , L, gm, and Cox represent
the transistor's width, length, trans-conductance, and gate capacitance per unit area,
respectively [6]. The thermal noise in MOSFET transistors operating in saturation region
can be modeled as a current source tied between drain and source terminals as shown in
ﬁgure 2.3 with the PSD value of:
I2d = 4kTγgm (2.5)
where γ is the excess noise coeﬃcient. Its value is 2/3 for long channel transistors and
can rise to 2 for short channel devices.
Figure 2.3: Noise model of a transistor [6].
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As mentioned before, the dominant noise depends on the frequency of operation. If an
ampliﬁer is working at a frequency less than the corner frequency, then the ﬂicker noise
will dominate. If the operating frequency is higher than the corner frequency, which is
usually the case in LNA, the thermal noise will dominate.
2.1.1.3 Capacitors and Inductors
Capacitors and inductors do not produce random noise. However, due to the non-
idealities of the capacitors and ﬁnite quality factor `Q' of the inductors the parasitic
resistances produce some thermal noise. On- and oﬀ- chip inductors are used for match-
ing, degeneration, and loading purpose when designing an LNA. While the performance
of the oﬀ-chip inductors is better than that of the on-chip inductors (higher Q-factor),
the desire to decrease the number of oﬀ-chip inductors used on the board increased to
reduce the board complexity and cost.
As a conclusion, the noise from capacitors and inductors with limited Q can be modeled
with the eﬀective value of the resistance at the frequency of interest and the noise due
to that parasitic resistance as shown in ﬁgure 2.4. As a reminder, since the value of
the resistance that is used to model the quality factor of passives is mainly frequency
dependent, the noise contribution is frequency dependent as well.
Figure 2.4: Equivalent noise model circuit [6].
2.1.1.4 Noise Factor (f) and Noise Figure (NF)
The noise ﬁgure (NF) is a measure of the amount of noise added to the signal by the
circuit components and measured in dB scale. On the other hand, the noise factor (F) is
the value of NF in linear scale, and deﬁned as the ratio between the SNRout and SNRin
of the circuit component [1]. Noise factor (F) of an LNA can expressed in terms of its
gain and the noise power at its input and output as follows:
F =
SNRout
SNRin
=
Sin
Nin
× Nout
Sout
=
Sin
Nin
× G×Nin +Namp
G× Sin = 1 +
Namp
G×Nin (2.6)
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where Sin and Sout are the signal power level for input and output, Nin and Nout are the
input and output noise power level, and G is the gain.
For a cascade system of N stages as shown in ﬁgure 2.5, the overall noise factor can be
obtained in terms of the noise factor and gain of each stage. The total noise factor can
be expressed by the Friis's equation:
Fsys = F1 +
F2 − 1
G1
+
F3 − 1
G1G2
+ . . .+
FN − 1
G1G2 . . . GN−1
(2.7)
Figure 2.5: Noise of cascaded stage [1].
2.1.2 Gain
Gain shows how much the signal is ampliﬁed and is deﬁned as the voltage ratio of the
output signal and input signal. This ratio is called the voltage gain and it is expressed
in dB as
Gain = 20 log
(Vout
Vin
)
(2.8)
Another deﬁnition of gain is the power gain which is the ratio between the output power
and the input power. In this thesis voltage gain is used unless stated otherwise.
2.1.3 Input Matching
Matching the impedance of the antenna to the impedance of the input port of the LNA
is required to get maximum power transfer from the antenna to the LNA. This is usually
done by putting additional passive networks between the antenna and the input of the
LNA. These networks are called matching networks.
In the common source LNA, the input impedance is dominated by the gate-to-source
capacitance Cgs. To achieve a purely resistive impedance, extra components should be
added. Degenerating the source with an inductor as shown in ﬁgure 2.6 can achieve such
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a goal. The input impedance of this common source inductively degenerated ampliﬁer
can be derived as:
Zin = sL+
1
sCgs
+
gmL
Cgs
(2.9)
The last term of this equation is purely real and can be matched to 50Ω by proper biasing
and sizing as it will be discussed in more details in chapter 3.
Figure 2.6: Inductively Degenerating MOSFET [1].
In the common gate LNA, the input impedance is approximately 1/gm when it is loaded
with a large inductor at its source. However, the common-gate LNA can also be biased
via a resistor. Using a resistor is a good option for a wideband design and smaller area.
However, the DC voltage drop across the resistor will reduce the total available headroom
of the ampliﬁer. Furthermore, the NF of the solution will increase by 6 dB which is not
acceptable for high performance receiver designs. On the other hand, using an inductor
consumes larger area and because it is a frequency dependent component it will reduce
the operating bandwidth of the ampliﬁer. However, the linearity and the noise ﬁgure
performance of the ampliﬁer is superior without any headroom reduction. Thus, it is a
trade-oﬀ between performance and cost.
Figure 2.7: Common gate LNA [1].
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2.1.4 Linearity
Nonlinearity of a system is mainly due to the distortion in active components like tran-
sistors. Many measures of linearity are exist, the most commonly used are the 1-dB
compression point (P1dB). Second order intercept point (IP2) and third order intercept
point (IP3) are other two commonly used parameters that represents the linearity perfor-
mance of the ampliﬁer by using the second and third order intermodulation nonlinearity,
respectively [1].
2.1.4.1 The 1-dB Compression Point
A nonlinear system can be approximated as:
y = a1x+ a2x
2 + a3x
3 + . . . (2.10)
given an input signal
x = A cos(wT t) (2.11)
From equations 2.10 and 2.11, we can extend the output to be as follows:
y =
a2A
2
2
+
(
a1A+
3a3A
3
4
)
cos
(
wT t
)
+
a2A
2
2
cos(2wT t) +
a3A
3
4
cos(3wT t) (2.12)
From the above equations we can conclude that for sinusoidal input applied to a non-
linear system, the output exhibits frequency components that are multiples of the input
frequency.
For most of circuits, a3 is less than zero. Therefore, the fundamental gain (a1A+ 3a3A
3
4 )
will decrease as the input amplitude, A, increase which mean that the output failed to
respond linearly with the input. Figure 2.8 shows that the 1-dB compression point is the
point at which the input signal level causes the small signal gain to drop by 1 dB below
its nominal value.
20 log | a1 + 3a3A
2
1dB
4
|= 20 log | a1 | −1 (2.13)
IP1dB =
√
0.145 | a1
a3
| (2.14)
2.1.4.2 The 3rd Order Intercept Point
When two signals with diﬀerent frequencies (also known as two tones) are applied to a
nonlinear system, many undesired components will be produced at the output because of
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Figure 2.8: 1-dB compression point.
the harmonics and intermodulation of these two signals. Some of these undesired signals
have frequencies that are very close to the desired signal. Moreover, in some cases
like it is demonstrated in ﬁgure 2.9 the third order intermodulation products, IM3, of
these signals can fall right on the frequency band of desired signal and degrade the overall
performance of the system just like noise. The only diﬀerence between the distortion and
the noise is that earlier component is a deterministic signal that can be eliminated using
special techniques, such as dynamic biasing, feedback and feedforward techniques. But
most of these techniques provides limited improvement due to the frequency dependency
[1]. The following equations will give further illustration of the inter-modulation eﬀect
considering the nonlinear system deﬁned by equation 2.10. Assume the two tones input
signal is given by
x = A
[
cos(w1t) + cos(w2t)
]
(2.15)
then the output will be
y = a1A[cos(w1t) + cos(w2t)]
+ a2(A[cos(w1t) + cos(w2t)])
2
+ a3(A[cos(w1t) + cos(w2t)])
3 + . . .
(2.16)
extracting this equation gives the following terms:
yw1 =
(
a1A+
9a3A
3
4
)
cos(w1t) (2.17)
yw2 =
(
a1A+
9a3A
3
4
)
cos(w2t) (2.18)
y2w1±w2 =
(
a1A+
9a3A
3
4
)
cos(2w1 ± w2)t (2.19)
y2w2±w1 =
(
a1A+
9a3A
3
4
)
cos(2w2 ± w1)t (2.20)
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If the desired input signal is at frequency wo and it happens to satisfy wo = 2w1 − w2,
then the intermodulation product at 2w1 − w2 will corrupt the signal as it falls directly
above the desired channel which compromises the received signal quality. Two-tone
test is a common method for the non-linearity characterization. Two sinusoidal signals
with the same amplitude, A, are applied to the input. The power level of the applied
tones to the system where their 3rd order inter-modulation product power becomes equal
to the power of tones at the output of the system is deﬁned as input-referred third-order
intercept point (IIP3) of the ampliﬁer. Since IIP3 is a weakly nonlinear measure of
the system, it is calculated by extrapolation of data for lower distortion levels as shown
in ﬁgure 2.10 [1].
Figure 2.9: Intermodulation in a nonlinear system [1].
The value of IIP3 can be calculated in terms of the nonlinearity coeﬃcients of the
ampliﬁer given in 2.10 as follows:
| a1IIP3 |=| 3
4
a3IIP3
3 | (2.21)
IIP3 = 20 log
√
4
3
| a1
a3
| (2.22)
For a multi-stage system, the IIP3 of the system is expressed as:
Figure 2.10: Intercept point for IIP3.
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1
IIP3sys
=
1
IIP31
+
A1
IIP32
+
A1A2 . . . AN−1
IIP3N
(2.23)
where IIP3i and Ai (i = 1, 2, . . . N) are the IIP3 and the available power gain of the ith
stage, respectively. In order to have a better insight about the linearity performance of a
bandwidth limited (narrowband) receiver and determine the bottlenecks along the chain
in terms of linearity, IIP3 (two-tone test) are applied in two diﬀerent conditions: in-
band and out-of-band IIP3. In-band signals are the signals fall within the desired signal
band and processed with the highest gain along the chain, which makes the linearity of
the last stage of the receiver more important as can be shown in equation 2.23.
On the other hand, out-of-band IIP3 scenario uses the signals that fall beyond the
desired signal bandwidth. Due to the narrowband response of the system, out-of-band
signals are attenuated in each stage (i.e eﬀectively lower or negative gain), which makes
the linearity of the ﬁrst stage blocks more important. Indeed, due to the frequency
allocation, most of the large blockers in a wireless system exist at higher frequency oﬀsets
(like TV signals for GSM network). Thus, linearity of the LNA plays an important role
in the overall linearity performance of the system.
2.1.4.3 The 2nd Order Intercept Point
Similar to IIP3, IIP2 is also deﬁned according to a two-tone test applied to a non-linear
system. By extracting equation 2.16, a second order intermodulation, IM2, component
arises and causes linearity problems.
yw1±w2 = a2A
2 cos(w1 ± w2) (2.24)
Equation 2.24 shows that the amplitude of this component is rising by double of the
slope of the fundamental component on log scale. IIP2 is the power level of the applied
tones to the system where their 2nd order inter-modulation product power becomes equal
to the power of tones at the output of the system as shown in ﬁgure 2.11.
The IIP2 problem in LNA is mainly due to the IM2 products (w1 ± w2) that fall
within the desired RF signal bandwidth. Especially, the blockers at FTX ± FRX mix
with the large TX signal (transceiver own signal) and create a tone within the desired
RF signal bandwidth that lowers the signal quality of the receiver. Futhermore, IM2
components that fall within the IF band of the receiver as shown in ﬁgure 2.12 can lower
the signal quality of the receiver as well if they are not eliminated at the output of the
LNA by using a high pass ﬁlter. Since, LNAs are generally AC-coupled to the mixers
in narrowband receivers, high pass ﬁlter characteristics occur without any extra cost.
However, this issue still requires extra caution for wide-band receivers. Generally IIP2
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Figure 2.11: Second-order intercept point.
performance of a single ended LNA is much worse than the IIP3 performance. Thus, this
makes the use of diﬀerential and well-matched LNA necessary. Using diﬀerential LNAs,
ideally, achieve inﬁnite IIP2 because of the symmetry of the circuit. In reality, however,
asymmetry of the circuit due to some random mismatch causes the IIP2 to be ﬁnite
but still quite high. Nonetheless, a diﬀerential LNA requires a diﬀerential input, thus
doubles the number of pins and matching components along with the necessity of single
ended to diﬀerential signal conversion from the antenna port. An oﬀ-chip or on-chip
balun transformer can be used to convert the single ended antenna to diﬀerential input
LNA; oﬀ-chip balun are low loss and have less eﬀect on the noise ﬁgure of the circuit
but they consume large area and have higher cost. On the other hand, on-chip baluns
have higher loss and diﬃcult to design. Fortunately, most of the duplexers that are used
to provide separation between the RX and TX paths already provide a single-ended to
diﬀerential conversion from the antenna port to the RX inputs. However, diﬀerential
LNA still requires two pins on the package and higher number of matching components
which is one of the bottlenecks for the next-generation wireless standards as the number
of frequency bands and consequently narrowband LNAs constantly increases.
Figure 2.12: Eﬀect of even-distortion on direct conversion [1].
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2.2 LNA Topologies
This section presents a comparative study of some of the state-of-art LNA design and
investigation about the pros and cons of each topology.
2.2.1 Conventional Common Source Topology
A common-source (CS) LNA is one of the most widely used architectures in RF design.
This architecture can achieve a remarkable gain while keeping the noise ﬁgure at a very
low levels. Matching the input at the gate of the transistor in CS-LNA can be achieved
by using a source degeneration inductor which produces a real impedance that can be
matched to the antenna impedance by proper biasing and sizing as we will discuss later.
The main drawback of this topology is the area consumption. The on-chip inductors
used for loading and degenerating purposes occupy a huge area on the silicon while
the oﬀ-chip inductor used to improve the matching between the antenna and the input
increases the area of the PCB. Furthermore, most of the time designers have to use
both internal and external components to provide a suﬃcient matching at the frequency
of interest. Beside this, the use of inductors in matching causes the input impedance
to be frequency dependent which makes it a narrowband LNA. Furthermore, because
of the huge increase in demand of multi-standard receivers the number of used LNA
in a single receiver increases to satisfy this variety in frequency bands which requires
reduction in area and power consumption. This topology introduces a trade-oﬀ between
the performance (i.e. noise ﬁgure and gain) and the cost (i.e the area of chip and PCB).
Input matching
The input impedance of the CS LNA that has a source degeneration inductor as shown
in ﬁgure 2.13 can be written as follows:
Vx =
Ix
sCgs1
+ (Ix + gmVgs)sL1 (2.25)
Vgs =
Ix
sCgs1
(2.26)
Zin =
Vx
Ix
=
1
sCgs1
+ sL1 +
gmL1
Cgs1
(2.27)
where Cgs1 and gm are the parasitic gate-to-source capacitance and the trans-conductance
of M1, respectively. Equation 2.27 shows that input matching can achieved by setting
the real part of it
(gmL1
Cgs
)
to be equal to Rs. In recent technologies, the desired value
of the degeneration inductor is very small and it can not be implemented with these
small values. Practically, this inductance can be realized using the bond wires between
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the chip and the pad in the package. However, this inductance can still be higher than
the required values for certain frequency bands. To obtain a 50Ω impedance an external
parallel capacitor to the gate-to-source capacitor, Cgs, of the transistor is connected to
reduce the value of the transit frequency, wT , which is given by wT =
gm
Cgs
.
Figure 2.13: Input impedance of inductively-degenerated CS stage [1].
Noise ﬁgure
One of the main advantage of the CS LNA with inductive degeneration is its low noise.
The NF is mainly dominated by the thermal noise of the input transistor. Furthermore,
the use of external matching network provides slightly higher gain than unity, which
improves the noise and gain performance of the CS LNA. NF can be calculated with
the following equations neglecting the channel-length modulation eﬀect, body eﬀect, and
CGD for simplicity.
Figure 2.14: Equivalent circuit for NF analysis.
Vin = VgssCgs(Rs + sLg) + Vgs + sLs(Io + VgssCgs) (2.28)
Io = gmVgs + in (2.29)
substituting for Vgs from equation 2.29 in equation 2.28:
Vin = sLsIo +
1 + s2Cgs(Ls + Lg) +RssCgs
gm(Io − in) (2.30)
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where 1+s2Cgs(Ls+Lg) = 0 at resonance frequency, wo, at the best matching condition.
Vin = jIo(Lswo +Rs
Cgs
gmwo
)− jinRsCgs
gm
wo (2.31)
We can calculate the output noise current by setting Vin = 0 in equation 2.31:
Io,n = in
Rs
gmLs
Cgs
+Rs
(2.32)
From the input matching requirement Rs =
gmLs
Cgs
, we get:
I2o,n = KTγgm (2.33)
From equation 2.31, the trans-conductance of the circuit can be derived as follows:
Io
Vin
=
gm
woCgs
1
2Rs
=
wT
wo
1
2Rs
(2.34)
where wT =
gm
Cgs
is the transit frequency. From the equations above we get that the noise
ﬁgure of the CS LNA with inductive degeneration:
NF = 1 +
kTγgm
4kTRs
(2Rswo
wT
)2
= 1 + gmRsγ
(wo
wT
)2 (2.35)
Looking at the output node, we can use resistive or inductive load. Both of these strate-
gies have their own pros and cons. The resistive load will have a smaller area consumption
but on the other hand it will produce noise that will be added to the noise of the input
transistor and causes an increase in the noise ﬁgure of the circuit.
Figure 2.15: Inductive load and degeneration CS stage.
Another issue is that using a passive resistance at the output will make the circuit operate
at a lower frequency because of the bandwidth speciﬁed by the feedback capacitance
between the gate and drain, CGD. For the new technologies and as the voltage supply is
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getting lower, the gain will decrease as stated in equation 2.36.
| Av |= gmRD = 2ID
Vov
VRD
ID
=
2VRD
Vov
(2.36)
Alternatively, when using an inductor load the voltage drop across it is ideally zero which
is suitable for operating with lower voltage supply as it provides higher headroom and
consequently better linearity especially for in-band blockers. Moreover, as discussed in
section 2.1.1.3 the inductor does not produce noise (ideally) which helps the designer
to lower the noise ﬁgure as much as possible. The drawback of this inductive load is
it consumes a huge area on chip and it may cause an instability issue by resonating
with the gate-to-drain capacitance (feedback capacitance), CGD, and produce a negative
resistance at some frequencies.
To overcome the instability and poor isolation between the input and output, cascode
transistor is used. This transistor provides a good isolation between the input and the
output by reducing the miller capacitance eﬀect of the feedback capacitor between the
input and output, Cgd, as described in equations 2.37 and 2.38. The input capacitance
introduced by the miller eﬀect on the capacitor Cgd in a CS conﬁguration without cascode
is higher than its counterpart when using cascode transistor since | Av,CS |= gm,CSRL
in the following formula.
CMiller,CS = (1+ | Av,CS |)CGD (2.37)
CMiller,Cascode = (1+ | Av,Cascode |)CGD = 2CGD (2.38)
The cascode device enhances the stability of the system as well since it reduces the loop
gain that is formed by the feedback capacitor of CS LNA. The noise added by cascode
transistor can be generally neglected at frequency of operation since it has a path to the
ground through a low impedance produced by the gate to source capacitance, Cgs, of the
cascode device as shown in ﬁgure 2.16.
Figure 2.16: Noise contribution of cascode device [1].
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The design presented in [4] is conventional cascode common source LNA with two on-
chip inductors used as a load impedance and source degeneration. Figure 2.17 shows
Figure 2.17: Proposed design in [4].
that this design consists of three stages: input matching network, core ampliﬁer, and
output buﬀer to match the output impedance. LG and LS are used for matching and
their values are chosen according to equation 2.27 to achieve an operating frequency
wo =
1√
Cgs
(
Lg+Ls
) . The parasitic resistance of the degeneration inductor LS will degrade
the gain and produce a thermal noise added to the noise ﬁgure of the circuit. However,
the linearity will be better because it will act as a feedback as shown in equation 2.39
| Av |= gmZL
1 + gmZs
(2.39)
where ZL is the load impedance and ZS is the degeneration impedance at the frequency of
interest. The core of the ampliﬁer consists of two transistors,M1 andM2, and the output
tank circuit (CT and LT ) that resonates at the frequency of interest. The cascode device,
M2, is used to reduce the Miller eﬀect on capacitor CGD1 between the gate and drain
of the common source stage by reducing the voltage gain of this stage to approximately
gm,s1
gm,s2
which make this design more stable in higher frequency due to the isolation between
output and input. M4 and M5 are used as a buﬀer to match the output impedance to
a 50Ω impedance. The diode connected devices, M3 and M6, are used for mirroring
the current and bias the core ampliﬁer and output buﬀer. The design in this article
implemented in 0.18µm CMOS technology and operates at 2.4GHz and has a gain of
14.5dB while achieving a 2.8dB noise ﬁgure and −7.8dBm IIP3. It occupies an area
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of 0.15mm2 and consumes a power of 5mW for the core of the ampliﬁer from a 1.8V
voltage supply.
2.2.2 Conventional Common Gate Stage
Common Gate, CG, stage is more attractive in LNA design because of its resistive input
impedance that makes it easy to match the input to a 50Ω antenna without a need of an
external matching component which reduces the cost of the overall system design. Fur-
thermore, since it is not necessary to use any extra frequency dependent component such
as inductors and capacitors for the impedance matching, the design becomes a wideband
design and provides a very good power transfer from antenna to the LNA for a wide fre-
quency range. This advantage has a great beneﬁt in the wireless communication systems
nowadays because of the multi-standard requirements in the receiver design. The main
drawback is its high noise ﬁgure compared to the common source topology.
Input Impedance
The input impedance of the CG is Rin = 1gm neglecting the channel length modulation
and body eﬀect. Thus, the LNA can be matched with a proper sizing of the input
transistor to have Rs = 1gm = 50Ω. This analysis is based on neglecting the channel-
length modulation and Cgs capacitance which will aﬀect the input impedance at in high
frequencies. The input impedance of the CG in the presence of ro is given by equation
2.41 and shown in ﬁgure 2.18. This equation shows that the input impedance is a function
of load impedance as well higher than 50Ω since a higher load impedance is desired for
higher gain.
Figure 2.18: Input impedance of CG stage [1].
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To overcome this issue, a cascode device is used to increase the output-input isolation of
the ampliﬁer and make its gain less dependent on the output load. This will also give us
more freedom on satisfying the matching requirements while increasing the gain of the
ampliﬁer and as a result of this the input impedance will be lower. The input impedance
of the cascode CG stage is given by equation 2.42
VX = ro(IX − gmVX) + IXR1 (2.40)
Zin =
R1 + ro
1 + gmro
(2.41)
Rin ≈ 1
gm1
+
R1
gm1ro1gm2ro2
+
1
gm1ro1gm2
(2.42)
The last two terms in equation 2.42 are neglected since gm1ro1gm2ro2  R1 and 1gm1 
1
gm1ro1gm2
. Thus, Rin ≈ 1gm1 . As a reminder, the impedance due to the Cgs and the source
inductor (in case an in inductor is used to provide DC current path) are not included.
These two impedances may have signiﬁcant eﬀects on the input impedance depending
on the frequency of operation.
Noise Figure
For the NF analysis of CG stage, the thermal noise of M1 is modeled as a voltage source
at the gate of the transistor, V 2n1 =
4kTγ
gm
. The output noise of the circuit due to M1
Figure 2.19: Noise analysis of CG-LNA [1].
and R1 is given by equation 2.43
V 2n,out =
4kTγ
gm
(
gmR1
1 + gmRs
)2
+ 4kTR1 (2.43)
NF = 1 +
1
4kTRs
V 2n,out
A2v
(2.44)
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where Av is the gain from the antenna to the output of LNA given, at perfect matching
condition, by equation 2.45
Av =
1
2
gmR1 (2.45)
NF = 1 + γ +
4Rs
R1
(2.46)
From equation 2.46, the NF of CG stage is at least 3dB (with γ ≈ 1) if 4RsR1  1+γ. Using
cascode device will not aﬀect the noise ﬁgure that much because the noise contribution
of the cascode device can be neglected since the input transistor acts as a degeneration
as shown in ﬁgure 2.16.
The proposed design in [7] is an inductorless gm-boosted common gate LNA. This design
consists of two common gate ampliﬁers, one of them is the main input ampliﬁer consists
of a CG transistor and a passive resistive load and the other one acts as a gm-boosted
ampliﬁer as shown in ﬁgure 2.20.
Figure 2.20: The proposed design presented in [7].
The two capacitors, CC2, are used for cross coupling to boost the gm-boost ampliﬁer
without extra DC power consumption, Pdc. The diode connected transistors, M5A and
M5B, are used to avoid an excessive voltage drop through the load resistor R3. CC4
capacitors cancel the eﬀect of the CGD of M1A−B transistors and enhance the gain
bandwidth of the circuit. To ensure stability of the LNA, the value of these capacitors,
CC4, must be carefully chosen. The equivalent gain and input impedance of the design
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are given in equations 2.47 and 2.48 where CC2 assumed as an AC short circuit in high
frequency.
Av ≈ gm1R1(1 + 2gm3R3) (2.47)
Zin ≈ 1
(gm1(1 + 2gm3R3) + 2gm3)
(2.48)
This design has been implemented in 0.13µm CMOS technology achieves a gain of 20dB
with a noise ﬁgure of 4dB and IIP3 −12dBm. It consumes 1.32mW in an area of
0.007mm2.
Figure 2.21: The proposed design presented in [8].
The paper in [8] presents a common gate LNA with a capacitive-cross coupling to improve
the noise ﬁgure and reduce the power consumption without degrading the linearity and
stability of the conventional common gate ampliﬁer. The circuit shown in ﬁgure 2.21
presents the CCC-CGLNA introduced in [8]. This circuit designed and implemented in
180nm RF CMOS process and operates at a frequency of 6GHz. M1 and M2 are two
input transistors biased and sized properly to a get a good input matching. The cascode
transistors, M3 and M4, are used to increase the gain and enhance the reverse isolation
between output and input. The two capacitors, CC , are used to cross coupleM1 andM2.
LS are two on-chip inductors used to tune out the total capacitances at the source of the
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input transistors including the pad capacitances. This design achieves a gain of 7.1dB
and a noise ﬁgure of 3dB. The measured IIP3 is 11.4dBm and the power consumption
is 6.48mW from a 1.8V supply voltage. The area consumption is 0.95mm2 including
pads.
Hybrid Common Source  Common Gate LNA
A noise reduction and linearity improvement technique for a diﬀerential cascode CS-LNA
was proposed in [5]. The proposed circuit is shown in ﬁgure 2.22 , a cascode CS-LNA
treated as CS-CG two stage ampliﬁer.
Figure 2.22: The proposed design presented in [5].
The ﬁrst stage as a convention CS ampliﬁer with the source inductive degeneration. The
cascode device acts as a second stage CG ampliﬁer. This CG stage is implemented with
a capacitive cross-coupled technique using two capacitors, CC, connected between the
source and gate of the cascode devices as shown in ﬁgure 2.23.
The inductors, Ls, shown in this ﬁgure is substituted by an inductor, Ladd, connected to
the gate of the transistor in this proposed design. Those inductors are added to reduce
the noise and nonlinearity contributions of the cascode transistors. The inductor Ladd
is implemented as a bonding wire inductor. The capacitive cross-coupling boost the
transconductance of the cascode transistors .
Gm,eff =
2CC
Cgs + CC
gm1 (2.49)
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Figure 2.23: CCC CG-LNA schematic in [5].
when CC  Cgs, the eﬀective transconductance is doubled, and the input capacitance
at the source of the CG stage is increased by 4 times [5].
Cin = 2
Gm,eff
gm1
Cgs (2.50)
The design was implemented in TSMC 0.35µm CMOS technology achieving power gain
of 8.6dB at 2.2GHz and noise ﬁgure equals 1.92dB with IIP3 −2.55dBm consuming
16.2mW in an active area of 1.3mm2.
2.2.3 Active/Passive Feedback LNA
Inductor-less LNAs are generally based on common-gate or shunt-feedback topologies.
A feedback can be used with a CS stage to match the input impedance using the trans-
conductance of the input ampliﬁer if the frequency of operation is lower than the transit
frequency, fT , of the transistor by an order of magnitude. The feedback device can be
passive or active. The passive feedback does not consume power which makes it a good
alternative in low power designs. Figure 2.24 shows the simplest CS stage with resistive
feedback LNA. Neglecting the channel-length modulation, the input impedance of this
circuit can be given by
Figure 2.24: CS stage with resistive feedback.
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Vx − Vout
Rf
= gm1Vx (2.51)
Vout
Vx
= 1− gm1Rf (2.52)
Iin =
Vout − Vx
Rf
=
1− gm1Rf − 1
Rf
Vx (2.53)
Rin =
1
gm1
(2.54)
For perfect matching, the gain of the ampliﬁer becomes
Av =
1
2
(
1− Rf
Rs
)
(2.55)
The noise ﬁgure of this topology is given in [1] by equation 2.56:
NF = 1 +
4Rs
Rf
+ γ + γgm2Rs (2.56)
From the above equation, the NF exceeds 3dB for γ ≈ 1 even if 4RsRf + γgm2Rf  1.
The design shown in Figure 2.25 is an inductor-less low noise ampliﬁer that is presented
in [9] and implemented in 90nm CMOS using resistive feedback and non-linearity can-
cellation.
Figure 2.25: The proposed schematic of resistive feedback LNA with non-linearity
cancellation [9].
Transistors M1, M2 and resistor R1 form a gm-enhanced cascode ampliﬁer. The output
is fed back to the input through a source followerM4, a level shifterM3, and the feedback
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resistor RFB. The level shifter M3 is used to bias the gm-enhanced cascode by forming a
DC feedback loop. To cancel the IP3 limiting non-linearity of transistor M2, transistor
M6 is used with a little eﬀect on the gain and input matching of the LNA.M5 and R3 are
used to drive a 50Ω output buﬀer. This design operates from 0.5  7.25GHz achieving
gain of 25.2dB with NF less than 2.5dB and OIP3 13dB in low noise mode. In high
linearity mode, the operation frequency range is 0.5  6.2GHz with gain 24.4dB and
NF less than 3.1dB and OIP3 of 22dB. The power consumption is 42mW from a 2.7V
supply in an active area of 0.016mm2.
Multiple feedback paths are also used in some designs to have more ﬂexibility in biasing
and sizing the input and cascode transistors. The design presented in [10] and shown
in ﬁgure 2.26 is using three feedback paths to boost the performance. The design is a
Figure 2.26: The proposed design presented in [10].
fully diﬀerential CG-LNA with multiple feedback paths. Using capacitive-cross coupling
technique, indeed, increase the eﬀective transconductance of the ampliﬁer as described in
one of the implemented designs discussed in section 2.2.2. But at the same time, restrict
the value of transconductance to be 10mS for a 50Ω impedance matching which limit
the gain. Another positive feedback loop can be added to the CCC CG-LNA to increase
the gain by adding degree of freedom when choosing the value of the transconductance.
This feedback is shown in the single ended model in ﬁgure 2.27 which the positive loop
is implemented with M2. By using this negative-positive feedback paths, the input
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impedance of the design is increased to be
Rin =
1
gm1(1 +ANEG)(1−APOS) (2.57)
where APOS = gm2RL is the positive feedback gain, which varies from 0 to 1 for stability
and ANEG ≈ 1 which comes from the capacitor ratio in the CCC technique.
Figure 2.27: Negative-positive feedback in CG-LNA [10].
By this technique, the design overcomes the restriction of gm1 = 10mS for an input
impedance of 50Ω. The gm1 can be increased and, hence, increasing the gain. The main
idea of the proposed design in [10] is to add another positive feedback path which add
more ﬂexibility on choosing the LNA transconductance that achieves the minimum noise
ﬁgure. The capacitive cross coupled transistor, M3, creates the second positive feedback
path beside the one created byM2 as shown in the single-ended model in ﬁgure 2.28. By
this technique, the input impedance of the CG-LNA is increased and the input matching
condition is given by
Rs =
1
gm1(1 +ANEG)(1−APOS −BPOS) (2.58)
where ANEG = 1, APOS = gm2RL, and BPOS =
gm3
2gm1
. Thus, APOS and BPOS give the
ﬂexibility of choosing gm1 that achieves high gain and optimum noise ﬁgure. A prototype
of this design is fabricated in 90nm CMOS technology. The measured voltage gain is
higher than 20dB in a frequency range 0.1  1.77GHz. The minimum measured noise
ﬁgure is 1.85dB and an IIP3 of −2.85dBm. The power consumption of the LNA is
2.8mW form a 2V voltage supply and it occupies an area of 0.03mm2.
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Figure 2.28: Simpliﬁed single-ended model of the proposed design [10].
2.2.4 Noise-Canceling LNA
From the analysis of the above topologies we found that the noise in the circuit comes
from three main sources: the noise of RS , the noise of the input transistor, and the
noise of the resistive load whether it is active or passive load. The aim of this topology,
noise-cancelling LNA, is to cancel the second term by identifying two nodes at which the
signal is in-phase and the noise is out-of-phase and then sum their voltage with proper
scaling such that the signal components add and the noise components cancel each other
as demonstrated in ﬁgure 2.29. Figure 2.30 shows the implementation of the noise-
Figure 2.29: Conceptual illustration of noise cancelling [11].
cancelling LNA using one CS ampliﬁer, one CS ampliﬁer with resistive feedback, and a
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source follower. The only path for Iin is through Rf which means that nodes X and Y
will have out-of-phase signals due to the inverting ampliﬁer and in-phase noise due to
the path for the noise current from the gate of the transistor [11]. As discussed in the
Figure 2.30: Noise cancelling LNA implementation [11].
previous section, the input impedance and the gain of the resistive feedback common
source stage is given by equations 2.54 and 2.55 assuming perfect matching.
The total rms output noise voltage can be written as
Vn,out = Vn,y + Vn,z = Vn,y +Av2Vn,x (2.59)
Vn,out = In(Rf +Rs) +Av2InRs (2.60)
To have a total noise-cancelling, Vn,out = 0.
Av2 = −
(
1 +
Rf
Rs
)
(2.61)
From Figure 2.30, the gain Av2 = − gm,CSgm.adder which gives the relation between MCS and
Madder by the following equation
gm,CS = gm,adder
(
1 +
Rf
Rs
)
(2.62)
In [12] a wideband inductor-less LNA is presented. The design consists of a CG stage
in parallel with a scaled-admittance CS stage. Figure 2.31 shows the proposed design
presented in [12], the circuit inside the dashed box is implemented on silicon. The CS
stage is scaled n-times up to lower the noise ﬁgure, the output impedance of the CG and
CS stages are not equal because of that. Two source followers buﬀer,MSFCG andMSFCS ,
are used to balance the output impedance of those two stages. To get a balanced output
operation, the DC level at the gate of the two buﬀers should be equal. To achieve this, a
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scaled replica of CG stages are used to generate the DC level and a capacitor is used to
AC-couple the output of the CS stage to its source follower. This design is implemented
in 65nm CMOS process and it achieves a voltage gain of 15dB for frequency range from
100MHz to 2.5GHz with a NF below 3.5dB in an active area of 0.009mm2. A CG-CS
Figure 2.31: The proposed design presented in [12].
LNA is one of the most popular topologies in noise cancelling LNA. The idea behind
it is simply emphasized in ﬁgure 2.32. The thermal channel noise current modeled
Figure 2.32: CG-CS noise cancelling LNA [11].
between the input and output of the common gate transistor creates two noise voltages
at the output node of the CG device and the input node of the LNA. These voltages
are correlated and out-of-phase. The inverting CS ampliﬁer will invert the phase of the
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noise voltage of the CG device presented at its input and since the output is diﬀerential,
the noise will be cancelled.
vn,in =
Zin
Zin +Rs
inRs (2.63)
vn,CG = − Zin
Zin +Rs
inRCG (2.64)
The output noise voltage, vn,out produced by the channel noise of the CG stage is given
by
vn,out = − Zin
Zin +Rs
inRCG − Zin
Zin +Rs
inRsAv,CS (2.65)
To have a full noise cancellation at the output, the gain of the common source stage is
restricted to be
Av,CS = −RCG
Rs
(2.66)
The idea presented in [13] is mainly to use a local negative feedback between the parallel
CG-CS LNA in the conventional noise-cancelling LNA. This feedback will lead to a higher
gain and lower noise ﬁgure under low power and voltage constraints. Figure 2.33 shows
the proposed design presented in this article. The gm of M2 is boosted by a factor
Figure 2.33: The proposed design presented in [13].
of
(
1 + AVM
)
where AVM is the loop gain of the negative feedback loop and given by
2.67. Thus, the input impedance will be equal to Rin = 1
gm2
(
1+AVM
) . This boosting give
the opportunity to reduce the transconductance of M2, gm2, which decrease the power
consumption and noise ﬁgure.
AVM =
gm1 + gm4
gm3
(2.67)
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The gain of this LNA will be increased to be
AV = gm2(1 +AVM )RL1 + (gm1 + gm4)RL2 (2.68)
The design is implemented in 0.13µm RF CMOS process and achieved a measured gain
of 19dB and a noise ﬁgure of 2.8  3.4dB over a −3dB bandwidth of 0.2  3.8GHz. The
area consumed by the design is 0.025mm2 with a power consumption of 5.7mW from
1V supply voltage.
Table 2.1 shows a comparison between the diﬀerent designs discussed in this section.
Table 2.1: Comparison between discussed designs.
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Chapter 3
Low Noise Ampliﬁer Design
In this project, two LNA designs have been implemented in UMC 65nm CMOS tech-
nology. One of them is the conventional cascode common source LNA with inductive
degeneration and RLC tank load impedance. However, this architecture consumes large
area due to the on- and oﬀ-chip inductors. It is preferable in wireless communication
chips because of its high gain and low noise ﬁgure. The area consumption of CS LNA
does not make it a good candidate in the multiband receivers as the number of LNAs in
single chip is getting higher but it is still one of the most preferable topologies when it
comes to narrowband receivers. The second design is a new approach common gate based
design to reduce the area and power consumption while, at the same time, achieving a
comparative performance. A negative feedback has been used in this design to boost
the input transconductance which lead to an increase in the gain and decrease in noise
ﬁgure as well. The boosted transconductance results in reducing the power consumption
compared to the conventional common gate design.
3.1 Cascode Common Source with Inductive Degeneration
LNA Design
This is the most common used topology in LNA design. It has been chosen due to its
simplicity and high performance. CS-LNA can achieve a very high gain and low noise
ﬁgure at the same time. However, the main drawback of it is its large area because of
the on- and oﬀ-chip inductors used for degeneration, load, and matching purposes. A
detailed analysis of this topology is given in section 2.2.1.
34
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Input Impedance and Matching Network
The input impedance of the cascode CS stage with inductive degeneration inductor is
discussed in details in section 2.2.1 and is given by equation 3.1.
Zin =
1
sCgs
+ sL+
gm1L
Cgs
(3.1)
Figure 3.1: Input impedance of CS-LNA with inductive degeneration.
To obtain a good matching, T-matching network is used oﬀ-chip. The matching network
consists of two inductors, one shunted, Lin, and one in series with the gate, Lg and one
capacitor, Cin, in series with the gate to provide DC block for proper biasing of the LNA.
Figure 3.2 shows the used network.
Figure 3.2: Oﬀ-chip matching network.
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Gain
The gain of this circuit is given by
Av =
Vout
Vin
= − Rin
Rin +Rs
gm1(Rout ‖ ZL) (3.2)
Rout = ro1 + ro2 + gm2ro1ro2 (3.3)
ZL =
1
YL
=
1
1
RL
+ jwCL
(
1− 1
w2LCL
) (3.4)
Noise Figure
There are three sources of noise in this LNA, thermal noise from the input transistor
and cascode transistor, M1 and M2 , and the other source is the load resistor, RL, which
produce a thermal noise as well. The ﬂicker noise is neglected in the analysis since
the design is operated at high frequency. The thermal noise of cascode device can be
neglected because of the input transistor acts like a degeneration with high resistance,
ro1, to the cascode transistor so the noise produced by M2 can be neglected with respect
to other sources. Noise ﬁgure analysis has been described in details in section 2.2.1.
The noise ﬁgure is given by equation 2.35. The oﬀ-chip matching network used in this
design has a good impact in noise. It produces a gain slightly higher than unity from
the antenna to the input of LNA which in return reduce the noise ﬁgure of the circuit.
Circuit Implementation
Figure 3.3 shows a simpliﬁed schematic of the proposed design. The LNA has chosen to
be fully diﬀerential in order to increase the gain and decrease the even-order distortion
of the input signals. M1 and M2 are the input CS-stage transistors while M3 and M4
are cascode transistors used to increase the gain, input-output isolation, and decrease
the input capacitance as the Miller capacitance has been reduced. Equations 2.37 and
2.38 show how the cascode device can reduce the input capacitance by reducing the gain
between the gate and drain of input transistor to be Av,Cascode =
gm,CS
gm,cascode
.
L1 is a diﬀerential inductor used for source degeneration. It lowers the gain of the LNA
at high frequency as it acts like a negative feedback and thus improve the linearity.
Furthermore it introduces the real part of the input impedance Zin. This inductor is an
on-chip inductor since its value is low.
The output impedance consists of a parallel RLC circuit which resonates at the frequency
of operation allowing the gain to reach its peak value. A number of external control bits
are used to control the values of output resistors and capacitors to change the gain of
LNA and the resonant frequency of the load tank in order to maintain a good linearity for
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Figure 3.3: Simpliﬁed schematic for the proposed cascoded CS-stage LNA.
the overall receiver and maximize the selectivity of the LNA depending on the frequency
of the desired signal being received. Another controllability is added to the design in
order to reduce the power consumption of the circuit by reducing the eﬀective width of
the input transistors with the cost of reduced gain and increased NF. Figure 3.4 shows
the complete proposed schematic.
The design is implemented in UMC 65nm CMOS technology and operates at a frequency
of 1.9GHz (PCS band). It achieves a gain higher than 27dB and noise ﬁgure of 2.3dB.
The LNA consumes a power less than 5.5mW from a 1.2V supply occupying an area of
0.1mm2. The design parameters are summarized in table 3.1.
Table 3.1: Design parameters of CS-LNA.
Parameters Value Multiplier
M1, M2 4.50.06µm 8
M3,M4,M5,M6 1.50.06µm 8
M1,casc, M2,casc 4.50.06µm 8
M3,casc, M4,casc,M5,casc, M6,casc 1.50.06µm 8
RL 1.3  16KΩ 
CL 100  300fF 
LL 13nH 
L1 1nH 
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Figure 3.4: Full schematic of proposed CS-LNA.
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Figure 3.5: Layout of proposed CS-LNA.
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Simulation Results
Simulations of the proposed design have been done using Cadence Virtuoso. As the
load is programmable, we can control the gain and noise ﬁgure achieved by this LNA by
changing the external control bits and hence, changing the output load. A simulation
for gain and noise ﬁgure for all resistive load values is shown in ﬁgures 3.6 and 3.7,
respectively. We can notice that the gain can change from 23.3dB to 27.8dB with a
noise ﬁgure between 2.3  2.4dB.
Figure 3.6: Gain simulation results for variable output load.
Figure 3.7: Noise simulation results for variable output load.
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The external control bits of the input and cascode transistors can change the current
consumption of the design by switching on and oﬀ some of the input transistors and
changing the eﬀective transconductance. Figures 3.8 and 3.9 show the simulation results
of gain and noise ﬁgure with respect to current consumption.The power consumption
can have the values 3.32mW , 4.3mW , and 5.26mW .
Figure 3.8: Gain simulation results for variable power consumption.
Figure 3.9: Noise simulation results for variable power consumption.
As shown form the results, the gain and noise ﬁgure are getting better when consuming
more power. This tradeoﬀ between noise ﬁgure, gain and power consumption is expected
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from the analysis given in section 2.2.1. Figures 3.10 and 3.11 show the simulation results
for gain and noise ﬁgure of the LNA before and after the extraction at its default control
settings. The extracted results are slightly diﬀerent than the schematic ones because
of the parasitic resistances and capacitances produced by metal wiring during layout.
Post-layout achieved gain is higher than the original gain by 0.5dB while the noise ﬁgure
still the same. The slight increase in gain is expected to be due to the diﬀerence in RF
models with multiple devices and converged RF transistors in actual layout.
Figure 3.10: Gain simulation results for CSLNA.
Figure 3.11: Noise simulation results for CSLNA.
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S11 shows how good is the matching between the input impedance and the impedance
of the antenna. Simulation results of S11 are presented in ﬁgure 3.12. The extracted
capacitors and resistors changes the input impedance which in accordance lead to a
change in S11 results . The use of external matching network gives the design more
ﬂexibility to change the values of capacitors and inductors in order to have best matching
condition for all frequencies in personal communication service, PCS, band (1900MHz
 1990MHz).
Figure 3.12: S11 simulation results for CSLNA.
The input-referred intercept point, IIP3, for the proposed common source design is
simulated using a two-tone test for a 1.9GHz operating frequency. The two tones are
applied with the same amplitude and a frequency oﬀset of 10MHz. An IIP3 value of
0.45dBm is obtained as shown in ﬁgure 3.13.
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Figure 3.13: IIP3 simulation results for CSLNA.
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3.2 Cascode Common Gate Capacitive Cross Coupled LNA
Design
Common gate LNA is widely used for the applications that need wideband input match-
ing. On the other side, the noise ﬁgure of this topology is higher than that of the CS
topology and the gain is limited since the input transconductance is chosen to not ex-
ceed gm = 1Rs = 20mS. The design proposed in this section uses a negative feedback
technique to break the trade-oﬀ between the input impedance and the noise ﬁgure and
gain. As shown in section 2.2.2, the minimum noise ﬁgure that can be achieved with
conventional CG LNA neglecting the noise contribution of the load is given by
F ≈ 1 + γ
gmRs
(3.5)
which gives a noise ﬁgure ≈ 3dB at perfect matching, gmRs = 1. From equation 3.5,
the only way to decrease the NF of CG-LNA is to increase its gm. However, the input
matching will be deteriorated . Gm-boosted technique is used to increase the eﬀective
transconductance and as a result, reducing the noise ﬁgure [14]. The circuit in ﬁgure
3.14 shows a gm-boosting technique using a negative feedback ampliﬁer between the
source and gate of the input transistor. This circuit has an eﬀective transconductance of(
1 +A
)
gm, and its noise factor is reduced to
F = 1 +
γ(
1 +A
)2
gmRs
(3.6)
Figure 3.14: Simpliﬁed Gm-boosted CGLNA.
And to match the input, Rs = 1(
1+A
)
gm
) then the noise factor will be
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F = 1 +
γ(
1 +A
) (3.7)
which means that the thermal noise contribution of the input transistor is decreased by
the factor (1 +A). The inverting ampliﬁer stage can be implemented using active stage
but this will contribute to the noise ﬁgure of the circuit. Because of this, passive methods
for gm-boosting is more attractive [8].
The use of capacitive cross-coupling technique, CCCT, can be seen as a gate voltage
booster. It limits the boosting gain to A = 1 without increasing the DC power which
make it a good choice for low power applications [7]. Figure 3.15 shows the use of CCCT
in a fully diﬀerential CG-LNA.
A =
C1
C1 + Cgs
(3.8)
Figure 3.15: Gm-boosted CGLNA [14].
And since C1  Cgs, then A ≈ 1 and the noise factor and gain are given by
F = 1 +
γ
2
(3.9)
A = Gm,effRL = 2gmRL (3.10)
Equation 3.10 shows that while consuming the same amount of current, the CCC CG-
LNA provides double gain when compared to the conventional CG-LNA. Hence, the CCC
CG-LNA can achieve the same gain with a lower noise ﬁgure while reducing the power
consumption. From the small signal model shown in ﬁgure 3.16, the input impedance
can be found by the following equations:
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Figure 3.16: Small signal analysis of CCC CG-LNA [15].
Rin,diff =
vin
iin
(3.11)
where iin is given by:
iin = vin
(
sCgs1 + sCgs2 +
1
2sLs
+ gmi
)
(3.12)
The two CCC capacitors are considered as short circuit in our analysis. Since both the
diﬀerential ampliﬁers have the same parameters and they are biased and sized with same
values, then Cgs1 = Cgs2 = Cgs and by substituting in equations 3.11 and 3.12:
Rin,diff =
1
2sCgs +
1
2sLs
+ gmi
(3.13)
Rin =
Rin,diff
2
=
1
4sCgs +
1
sLs
+ 2gmi
(3.14)
The resonance frequency is given by
wo =
1√
4CgsLs
(3.15)
And at that frequency the input impedance of this topology is
Rin =
1
2gmi
(3.16)
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Circuit Implementation
A simpliﬁed schematic of the proposed fully diﬀerential CCC-CGLNA is shown in Figure
3.17. This design is a fully integrated design without need to an oﬀ-chip matching
network. Diﬀerential transistors M1 and M2 are biased and sized for gm = 21.6mS to
have a high gain and low noise ﬁgure with an acceptable S11.
Figure 3.17: Simpliﬁed schematic of CG-LNA with CCC
Two cascode transistors are used in the design to improve the reverse isolation from the
output to the input, S12, and make the circuit more stable. R1 and R2 are two large
resistors used to isolate the high frequency signal path from the biasing circuitry. The
two cross-coupling capacitors, Cc, have a value of 2pF . An on-chip inductor, L1, is used
to resonate with the gate-source capacitor, Cgs, and the input parasitic capacitance at
the frequency of interest.
A programmable resistive passive load is used in the LNA design in order to make gain
programmable for linearity optimization of the receiver. However, change in the output
load leads to a change in noise ﬁgure as well. The cascode transistors of this design
is programmable and can be controlled by digital control bits to improve the gain and
noise ﬁgure with the cost of degradation in input matching. Figure 3.18 shows the full
schematic of the proposed design.
The design is implemented in UMC 65nm CMOS technology and operates at a frequency
of 2.4GHz. The power consumption is less than 5mW from a 1.4V supply occupying an
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area of 0.0784mm2. The LNA achieves a gain of 21dB after extraction of the parasitic
with a noise ﬁgure less than 2.2dB. The design parameters are summarized in table 3.2.
Table 3.2: Design parameters of CG-LNA.
Parameters Value Multiplier
M1, M2 7.20.06µm 12
M1−6,casc 7.20.06µm 4
RL 463  810Ω 
L1 5nH 
CC 2pF 
R1, R2 6KΩ 
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Figure 3.18: Full schematic of proposed Cg-LNA.
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Figure 3.19: Layout of proposed CG-LNA.
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Simulation Results
Cadence virtuoso tools are used to design and simulate this LNA.The simulation results
in ﬁgure 3.20 shows the variation of gain while changing the output load. These results
have been simulated at largest cascode size setting. The gain has a range from 17.57 dB
to 22.66 dB highest load with the load variation.
Figure 3.20: Gain simulation results for variable resistive load.
Noise ﬁgure simulations with the same conditions of largest cascode size are shown in
ﬁgure 3.21. The results show a variation range between 2.22 2.26dB.
Figure 3.21: Noise simulation results for variable resistive load.
From this simulation results for gain and noise ﬁgure an optimum output load is chosen
and a parametric analysis is run with respect to the size of cascode devices. Increasing
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the size of cascode transistors lead to an improvement in gain and noise ﬁgure with the
cost of degradation in input matching. Figures 3.22, 3.23, and 3.24 show the variation
in results.
Figure 3.22: Gain simulation results for variable cascode size.
Figure 3.23: Noise simulation results for variable cascode size.
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Figure 3.24: S11 simulation results for variable cascode size.
The simulation results for the voltage gain, noise ﬁgure, and S11 are given in ﬁgures
3.25, 3.26, and 3.27. There is a decrease of 1.6dB in gain after the extraction of the
parasitic because of the resistance and capacitance introduced from the layout due to
the used metal layers. S11 has been decreased by almost 1−dB to become −11dB which
is acceptable in our system. Noise ﬁgure is increased by approximately 0.5dB after
extraction. This increase comes from the parasitic resistances from the metalization and
the reduction in gain as well.
Figure 3.25: Gain simulation results for proposed CG-LNA.
The input-referred intercept point, IIP3, for the proposed CCC common gate design is
simulated using a two-tone test for a 2.4GHz operating frequency. The two tones are
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Figure 3.26: Noise simulation results for proposed CG-LNA.
applied with the same amplitude and a frequency oﬀset of 10MHz. An IIP3 value of
−3.98dBm is obtained as shown in ﬁgure 3.28.
Figure 3.27: S11 simulation results for proposed CG-LNA.
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Figure 3.28: IIP3 simulation results for CGLNA.
Table 3.3 summarizes the results of the two designs presented in this report and compares
them with the discussed designs in chapter 2. Both designs are implemented in UMC
65nm CMOS technology.
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Table 3.3: Performance comparison between diﬀerent LNA designs.
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Chapter 4
Conclusion and Future Work
The design presented in this thesis achieve a good performance compared to the previ-
ously designed LNA. The CS-LNA achieves a very high gain with low noise ﬁgure and
acceptable matching. It is still a narrow band LNA because of the frequency dependent
components used in the matching network and the degeneration inductor. The design
has a good linearity and low power consumption.
The other design, CG-LNA, has a very promising performance. It achieves a good gain
and lower noise ﬁgure than the CS one due to the utilization of the capacitive-cross
coupling. It covers larger band compared to other CS (∼ 100MHz) and achieves a good
linearity.
The next step in this work is to optimize the CS-LNA to be used in a wideband by using
multiple LNAs with shared degeneration inductors to reduce the area and at the same
time work for multistandards. The CG-LNA can be optimized further and it can be
implemented with single input diﬀerential output which will reduce the number of pads
and and avoid using balun transformer.
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